AURORA ENGINEERING SYSTEMSELECTRICAL ENGINEERING SYSTEMS
Contact Engineering
Phase 5 · Non-von-Neumann compute

In-Memory Computing & Emerging Memory

Compute-in-memory architectures and emerging nonvolatile devices that reduce data movement or use memory-device physics directly in computation.

6 technical routesPhase 5 populatedAdvanced/emerging system
In-Memory Computing & Emerging Memory technical rendering
System mission

Evaluate these technologies as mixed device/architecture systems: accuracy, endurance, variability, converters, peripheral circuits, mapping and system-level data movement all matter.

Maturity discipline

Architecture is stable; technology maturity is not assumed. Public claims are anchored to current authoritative sources and are separated from Aurora concept work.

Level-3 advanced routes

Technical coverage

Six focused routes keep device physics, interfaces, packaging, controls and verification separable.

Featured engineering visual

In-Memory Computing & Emerging Memory system view

In-Memory Computing & Emerging Memory featured engineering visual

Evaluate these technologies as mixed device/architecture systems: accuracy, endurance, variability, converters, peripheral circuits, mapping and system-level data movement all matter.

Engineering anchors

Design around the limiting interfaces

Reduce data movementEngineering anchor
Memory-device physicsEngineering anchor
Mixed-signal accuracyEngineering anchor
Heterogeneous accelerationEngineering anchor